1 V CMOS subthreshold log domain PDM by Serra Graells, Francesc & Huertas Díaz, José Luis
1V CMOS Subthreshold Log-Domain Pulse Duration
Modulators
Francisco Serra-Graells (paco.serra@cnm.es)
Centro Nacional de Microelectro´nica, Institut de Microelecto`nica de Barcelona
Jose´ Luis Huertas (huertas@imse.cnm.es)
Centro Nacional de Microelectro´nica, Instituto de Microelectro´nica de Sevilla
Abstract. A new CMOS circuit strategy for very low-voltage Pulse-Duration
Modulators (PDM) is proposed. Optimization of voltage supply scaling below the
sum of threshold voltages is based on Instantaneous Log Companding processing
through the MOSFET operating in weak inversion. A 1V VLSI PDM circuit for
very low-voltage audio applications such as Hearing Aids is presented, showing good
agreement between simulated and experimental data.
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1. Introduction
Pulse-Duration Modulation (PDM) processing is of special interest
in output power stages for Class-D driving of low-impedance loads.
Particularly, portable low-power VLSI system-on-a-chip applications
like Hearing Aids require this type of signal modulation in order to
extend battery life. Unfortunately, most existing CMOS solutions do
not allow good-enough low-voltage compatibility for real single battery
cell operation (down to 1.1V) [1, 2, 3], requiring supply multipliers
which tend to decrease power efficiency, and increase both external
components and Si area overhead as well. Other reported proposals
make extensive usage of resistors or bipolar devices [4, 5]. A novel very
low-voltage CMOS circuit strategy for PDM is presented here in the
frame of the general Instantaneous Companding theory[6, 7, 8, 9]. The
proposed implementation is based on the MOS transistor operating in
the weak inversion region to optimize both the voltage supply scaling
and the current consumption.
2. Principle of Operation
In general, a PDM signal (yout) can be obtained from a 1-bit compari-
son between the base-band input (yin) and a higher frequency triangle
c© 2002 Kluwer Academic Publishers. Printed in the Netherlands.
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waveform (ytri) as depicted in Figure 1. The signal ytri may be gener-
ated by integrating a constant reference (yconst), which is periodically
inverted according to an output window (ythmin,ythmax).
(Place for Figure 1)
Due to the very low-voltage capabilities wanted for the circuit, a
Log Companding approach is selected here to compress the internal
voltage dynamic range. At this point, the MOS transistor operating
in subthreshold region is proposed as the main basic building block
to implement such type of signal processing. In particular, the Gate-
Driven (GD) law from the general study presented by these authors
in [10] will be used here as the companding function (F ):
I = F (V ) = ISe
−VTO+nVbias
nUt e
V
nUt IS = 2nβU2t (1)
where the Threshold Voltage (VTO), Current Factor (β), Subthresh-
old Slope (n) and Specific Current (IS) are defined according to the
EKV device model [11]. Now, the externally linear description in the
y-domain (i.e. current I) of Figure 1 must be translated into the com-
pressed internal signal (i.e. voltage V ). Since comparators are easily
implemented in current mode, efforts are focused on the synthesis in
the compressed V -domain of the following integrator equation:
dItri
dt
= ±Iconst
τ
Ithmin < Itri < Ithmax (2)
where τ stands for a generic Time Constant. After applying the
Companding function F from (1), the above state-space equation is
translated to:
dVtri
dt
= ±nUt
τ
e
Vconst−Vtri
nUt (3)
In case of storing the compressed signal Vtri across a grounded lin-
ear capacitor (C), expression (3) can be understood as a non-linear
transconductance driving C:
C
dVtri
dt︸ ︷︷ ︸
Icap
= ±Itune
Vconst−Vtri
nUt Itun
.=
nUtC
τ
(4)
where Itun stands for the tuning current, which controls the period
of the triangular oscillator (Ttri) according to:
Ttri = 2
nUtC
Itun
(
Ithmax − Ithmin
Iconst
)
(5)
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3. Low-Voltage CMOS Implementation
The integrator equation in (4) can be implemented through the basic
building blocks developed by these authors in [10], which are a general-
ization of [12]. However, in our particular case of constant input (Iconst),
a more compact realization is proposed in Figure 2, where all marked
MOS pairs are assumed to operate in weak inversion saturation.
(Place for Figure 2)
The triangle generator is displayed at the upper part of the figure
and built through transistors M1 to M18. This oscillator consists of: the
input compressor M1 generating the compressed constant input Vconst,
the non-linear transconductance pair M4-M5 driving the integrator
capacitor C, and the output expander M2 that generates the triangle
waveform Itri. In order to obtain the desired Itri, the expander requires
the same reference level Vref of the compressor (i.e. same source volt-
ages between M1 and M2). Such low-impedance voltage copy is supplied
by M3 and M12. Transistor M11 is used to ensure proper operation of
grounded devices M12 and M13. Oscillation is forced by the feedback
window comparator M15-M16, which alternatively changes the sign
of the slope stored in a D-type flip-flop (DFF). A safe startup signal
(Vstart) should be required at the flip-flop for a proper initialization.
Such memory element sets the charge and discharge phases of the
capacitor C by switching the mirror M9-M10, so Icap = ±ID4. The
resulting Log compressed and expanded triangle waveform can be seen
in Figure 3.
(Place for Figure 3)
An operational transresistance amplifier, made of devices M19 to
M24 in the lower part of Figure 2, is also included to ensure low-enough
input impedance. Such feature is of special interest in case of requiring
an additional V /I conversion of the incoming signal, which can be per-
formed with just a simple series resistor (and eventually a decoupling
capacitor) as indicated in the same figure in dashed lines. The output
PDM signal (VPDM ) is computed from the 1-bit voltage quantization
of (Itri− Iin). A proper quiescent bias Ibias = (Ithmax+ Ithmin)/2 must
be designed to obtain a 50% PDM output in silence. Also, a typical
structure for audio applications is depicted in Figure 2, where a digital
buffer stage is fed by the VPDM signal to operate the output receiver
in Class D.
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4. Design Example
Based on the circuit strategy proposed in previous section, a 100KHz
Class-D output stage for 1.1V VLSI Hearing-Aids-on-a-chip has been
implemented. In this case, a single slope (i.e. sawtooth) oscillator has
been built with design parameters Ibias = 1µA, Itun = 100nA, C = 5pF
and Ith = 4µA. The complete PDM circuit has been integrated in a
1.2µm VLSI CMOS double-metal double-polySi process as depicted
in Figure 4, where device area is about 0.10mm2 without consider-
ing digital power buffers. Both BSIM3 simulated and experimental
performances are reported in Table I under actual battery supply op-
eration (1.1V to 1.5V). All boxed devices in Figure 2 were sized at
10 × 40µm3µm to ensure weak inversion operation for the wanted range
of currents. On the other hand, the remaining MOS transistors were
designed with aspect ratios as long as allowed by the supply voltage to
improve Drain-current matching between devices, so output offsets. In
this sense, both Montecarlo simulations and experimental data return
duty-cycle deviations (2σ) of less than 1%. Due to the target application
in the field of Hearing Aids (i.e. low temperature-range, low-voltage
supplies and receivers impedances > 50Ω), the resulting static-power
consumption is quite acceptable (i.e. < 100µA). In case of requiring
narrower duty-cycle deviations, some feedback can be applied from
the output buffers to the input of the proposed modulator in order to
provide a self-biasing mechanism, like [13]. Finally, an electrical PDM
stimulus sample and the corresponding acoustic output at the receiver
are displayed in Figure 5. The harmonic distortion measured is quite
satisfactory for integrated audio applications.
(Place for Figure 4)
(Place for Table I)
(Place for Figure 5)
5. Conclusions
The new CMOS design strategy proposed to implement PDM modu-
lators allows strong voltage supply scaling-down below VTON+|VTOP |.
A compact circuit structure has been reported working at very low
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current. The circuit was fully integrated in standard CMOS technology
and its experimental data was found in good agreement with simula-
tion. As a result, this modulator is suitable for very low-voltage VLSI
audio applications like Hearing-Aids-on-a-chip (1.1V to 1.5V).
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Table I. Typical results of the modulator at room temperature.
Parameter Simulated Experimental Units
Min. Supply Voltage 1.1 1.1 V
Max. VTON+|VTOP | 1.3 1.2 V
Power Consumption 45 <50 µW
PDM Factor 2.6 2.7 µs/µA
Input Full Scale 4 3.9 µApp
Dynamic Range >70 >63 dB
THD @90% Full Scale <2.8 <3 %
Pulse Frequency 102 104 KHz
Duty-cycle Deviations (2σ) <1 <1 %
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Figure 1. General design approach for PDM generation.
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Figure 2. Simplified schematic of the PDM modulator.
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Figure 3. Simulated voltage across integrator capacitor (upper) and output current
(lower) operating at 1.0V supply.
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100 m¹
Figure 4. Microscope photograph of the PDM modulator.
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Figure 5. Experimental differential PDM and acoustic audio signal at receiver for
Iin=2µApp@4KHz.
alog990.02.revised.tex; 6/06/2002; 11:22; p.15
16 F.Serra-Graells and J.L.Huertas
Keywords: Low-Voltage, CMOS, Subthreshold, Log, PDM
alog990.02.revised.tex; 6/06/2002; 11:22; p.16
1V CMOS Subthreshold Log Domain Pulse Duration Modulators 17
Address for Offprints:
Dr.Francisco Serra-Graells
mailto:paco.serra@cnm.es
http://www.cnm.es/~pserra
Tel: +34 93 594 77 00
Fax: +34 93 580 14 96
Centro Nacional de Microelectro´nica
Institut de Microelectro`nica de Barcelona
Campus UAB
08193 Bellaterra
Spain
alog990.02.revised.tex; 6/06/2002; 11:22; p.17
alog990.02.revised.tex; 6/06/2002; 11:22; p.18
